Low-Complexity Deeply Embedded CPU and SoC Implementation
نویسندگان
چکیده
منابع مشابه
Implementation of DDR SDRAM Memory Controller for embedded SOC
DDR SDRAM is similar in function to the regular SDRAM but doubles the bandwidth of the memory by transferring data on both edges of the clock cycles.DDR SDRAM most commonly used in various embedded application like networking, image/video processing, Laptops etc. The memory controller accepts commands using local interface and translates them to the command sequences required by DDR SDRAM devic...
متن کاملWeb Services for Deeply Embedded Extra Low-Cost Devices
This paper describes a new approach to implement Web Services in embedded devices connected to Wireless Sensor Networks. The sensor/actuator node is able to process standard requests (XML-RPC and SOAP), perform an action and generate a valid response. These stand-alone nodes show good interoperability with standard Web Services using just a transport protocol gateway.
متن کاملPosition Paper: Deeply Embedded Survivability
This position paper identifies three significant research challenges in support of deeply embedded system survivability: achieving dependability at the enterprise/embedded interface gateway, finding a viable security patch approach for embedded systems, and surviving run-time software faults.
متن کاملLow complexity techniques for embedded ASR systems
This paper deals with the problem of reducing the computational complexity of ASR algorithms for embedded systems. Particularly, three methods for simplifying the computation of state observation likelihoods of continuous density based HMMs are proposed. Feature component masking, variable-rate partial likelihood update and density pruning all result in significant savings in the decoding compl...
متن کاملA Low Complexity and Low Power SoC Design Architecture for Adaptive MAI Suppression in CDMA Systems
In this paper, we propose a reduced complexity and power efficient System-on-Chip (SoC) architecture for adaptive interference suppression in CDMA systems. The adaptive Parallel-ResidueCompensation architecture leads to significant performance gain over the conventional interference cancellation algorithms. The multi-code commonality is explored to avoid the direct Interference Cancellation (IC...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Korea Academia-Industrial cooperation Society
سال: 2016
ISSN: 1975-4701
DOI: 10.5762/kais.2016.17.3.699